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1.  INTRODUCTION 
One of the key limitations of state-of-the-art fine-linewidth CMOS technologies 
is the restricted power-supply voltage, limited by the low junction-breakdown voltage 
of the process and by the thin gate oxide, prone to voltage stress and breakdown. 
Also, in some applications, the available external power source may limit the supply 
voltage; for example, this source may be a 1.2 V battery, with an end-of-life voltage 
of only 0.9 V. 
In analog and mixed analog-digital circuits, the circuit technique most often 
used for analog signal processing is based on switched-capacitor (SC) stages. They 
can be utilized in many applications, such as data conversion (both in Nyquist-rate 
and oversampled AE ADCs), analog filters, sensor interfaces, etc. 
SC circuits use MOS switches, op-amps, and capacitors as components. In A/D 
converter applications, comparators are also needed. For supply voltages below about 
1.5 V, the design of these components becomes quite challenging. While op-amps and 
comparators can be designed for supply voltages as low as 0.9 V by skillful designers 
[1], there are fundamental limitations on the operation of switches when the supply 
voltage becomes less than the sum of the absolute values of the PMOS and NMOS 
threshold voltages. To illustrate the difficulty, Figure 1.1 shows a conventional SC 
integrator, which is the basic building block of most SC circuits. In this stage, the 
switches S2  S4 can operate at a fixed low (analog ground) voltage, and hence can 2 
be turned on and off even if single-channel switches are used. However, the switches 
S1 and S5 operate at signal voltages which may swing from rail to rail. Hence, if the 
signal voltage is about half-way between the rail voltages, and Vm-FIVTp I > Vdd, it 
may not be possible to turn the switch on, even if a CMOS transmission gate is used 
to realize it. 
S1  S4 
Cl 
Vin 
S2 /  S3 / 
Vout 
FIGURE 1.1: Conventional SC integrator 
In the past, two approaches have been commonly used to bypass this problem. 
One used internal voltage boosting (typically, doubling) to obtain high-swing clock 
signals [2]. Figure 1.2 shows two kinds of clock boosting schemes. 
The Dickson charge pump (Dickson CPC) shown in Figure 1.2a, was widely used 
to generate an on-chip voltage higher than VDD. However in the low-voltage environ­
ment, the CPCs voltage pumping gain (the voltage increase per pumping stage) is 
degraded drastically. This limitation is overcome by the charge pump circuit(NCPC) 
shown in Figure 1.2b [11]. 
This approach is useful if the supply voltage is restricted by the source, as in 
the case of battery-operated devices, or by the junction breakdown only. However, it 
cannot be used if the gate oxide deterioration limits the permissible supply voltage. 3 
(a) Dickson Charge Pumping Circuit 
Rf 
Vhh 
VDD 
T Cf 
C1- C2 C3  C4 
'P2 
(b) New Charge Pumping Circuit 
Rf 
VDD 
Vhh 
Cf 
CI  C2  C3  C4  C5 
'P1 
W2 
FIGURE 1.2: Charge pump circuits (clock boosting) 
The other alternative was the use of switched op-amps [3].  In this method 
the operational amplifier is turned off during reset phase. Meanwhile the sampling 
capacitor is discharged by shorting the opamp output to ground by means of an 
additional switch. This approach also suffers from some shortcomings. Specifically, 
the transients introduced by the required power-up/power-down of the op-amp slow 
down the operation, increase the required settling time, and thus reduce the speed of 
the circuit. 4 
1.1  Design Objective 
In our project, we are working on a third approach to realize low-voltage SC cir­
cuits. It is based on the use of a different integrator architecture, illustrated schemat­
ically in Figure 1.3a, which shows two cascaded integrators. 
SA 
432 
Previous Stage  Next Stage 
FIGURE 1.3: (a) Low-voltage SC integrator  (b) Clock phases 
The clock phases are shown in Figure 1.3b. Note that the four switches S1 -S4 
needed for the conventional integrator stage of Figure 1.1 are replaced by the two 
grounded switches SA and SB in this circuit. This architecture was suggested earlier 
by Maloberti [4] for reducing the offset and 1/f noise in SC filters. 
A straightforward implementation of the stage of Figure 1.3a would introduce 
practical problems due to forward-biased p-n junctions in the SB switch. The objec­
tive of this dissertation is to investigate the possible solutions for this problem. 5 
1.2  Thesis Organization 
The operation of the circuit, and the practical problem mentioned above, will 
be described in Section 2. Several solutions will be discussed in Sections 2.1, 2.2 and 
2.3. The application of the improved integrator stage in SC filters will be described 
in Section 3, and its application in AE ADCs will be discussed in Section 4. However, 
the concentration is on the integrators discussed in Sections 2.1 and 2.2. In Section 5 
the low-voltage operational amplifier and comparator used in the proposed AE ADCs 
will be described. 6 
2.	  THE OPERATION AND IMPLEMENTATION OF 
THE LOW-VOLTAGE INTEGRATOR 
Consider Figure 1.3.  Let switch SA be closed only during the period when 
clock phase .1)1 is high, and SB only when .1)2 is high (Figure 1.3b). The output of 
the integrator vout(n  1/2) will be at the virtual-ground voltage VA when (1--.1 = 1. 
During this time, C2 is open-circuited by SB. When 432 rises, C2 is reconnected and 
receives a charge Cl[nn(n)  nn(n  1/2)], resulting in an output voltage: 
vout(n) = vout(n  1)  [nn(n)  nn(n  1/2)]  (2.1) 
which is the appropriate equation for an inverting delay-free integrator. 
Notice that nn is the output voltage of the preceding stage, which has the same 
architecture. Hence, if the preceding stage has the same switching sequence as the 
one analyzed, then nn (n  1/2) = VA, while nn (n) is the output signal voltage of the 
preceding stage. If the SA switch of the previous stage is closed during (1.2 = 1, and 
its SB is closed during (13.1 = 1, then the output voltage of the cascade is inverted and 
delayed. 
Note that (at the cost of two additional switches) the right-hand terminal of 
Cl can be disconnected from the virtual ground and grounded during the .1)1 = 1 
period. Note also that most discussions in this report refer to single-ended circuit 
realizations. In reality, the implementations planned will be mostly fully differential 
(or at least pseudo-differential [5]) structures, to achieve better noise immunity. 
As mentioned in the Introduction, the obvious realization of the circuit of Figure 
1.3 leads to some practical difficulties. Assume that the analog ground voltage is 
VA = V33 = 0, i.e., that the input common-mode voltage is true ground, as may be 
the case if the op-amps have PMOS input devices. Then the conventional realization 
of the circuit calls for NMOS switches for both SA and SB, since NMOS devices are 
easy to turn on when they operate at ground bias. Assume also that the output 7 
voltage at the end of a (1.2 = 1 period approaches Vdd.  Then, at the beginning 
of the next J1 = 1 phase, Vogt is pulled down to ground by SA, and the floating 
node B (between SB and C2) is pulled down to about Vdd by C2. Since node B is 
connected to the n+ source diffusion of SB, the source-to-substrate junction of SB 
will be forward biased, and C2 will lose charge to the substrate. 
In what follows, several techniques for avoiding the forward-biased junction 
problem will be described. 
2.1	  Integrator Realization Using a PMOS Switch and 
Level-Shifted Clock 
A possible solution [20] to the junction leakage problem is illustrated in Fig­
ure 2.1. 
Previous  Next 
Stage  Stage 
Vin 
FIGURE 2.1: Low-voltage integrator with MOS switches 8 
As before, it uses an NMOS implementation for SA, but now a PMOS device is 
used as SB. The physical details of SB in an n-well process are shown in Figure 2.2. 
Clearly, now the voltage drop from 0 to Vdd at node B will reverse bias, not forward 
bias, the source-to-well junction. Hence, the charge loss from C2 is avoided. 
Q3 
FIGURE 2.2: The realization of the PMOS switch SB 
Vdd 
0 
Vdd 
L o 
FIGURE 2.3: Level-shifted clock generator 9 
The remaining problem is that the grounded PMOS switch device requires a 
negative clock voltage for conduction. This can be done by changing the clock signal 
variation limits. A level-shifting circuit which can be realized is shown Figure 2.3. 
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FIGURE 2.4: Simulated voltages in the integrator of Figure 2.1: (a) input; (b) clock; 
(c) output voltage; (d) output voltage on an expanded time scale 
It is a variant of the widely-used Nakagome clock-booster stage [6]. It provides a 
clock signal varying between 0 and Vdd. Analysis of this clock-shifting scheme shows 
that the first samples of voltages V1 and V2 after power-up will be positive, leading 
to charge pumping into the well from the sources of the PMOS switches (Figure 2.2). 
This should not be a problem as long as the well is adequately grounded. After the 
third or fourth clock periods, the samples of V1 and V2 become negative, and the 
charge pumping stops. Note that in this clock shifting scheme the voltages applied 10 
across gate-source and gate-drain are not going beyond low-voltage technology limits, 
and that's an advantage to the clock-boosting method. 
As an illustration of the integrator operation, Figure 2.4 shows the simulated 
input, clock, and output voltages of the circuits of Figures 2.1 and 2.3, under the 
following test conditions: Cl = 1 pF, C2 = 0.5 pF and Vdd = 1 V. 
Rout 
V2  Vout Vd 
0 
FIGURE 2.5: Op-amp macromodel used in the simulation of Figure 2.4 
The input voltage was a 2.5-kHz, 20-mV p-p square wave, and the clock fre­
quency was 200 kHz. A simple macromodel, shown in Figure 2.5, was used for the 
op-amp. The model component values are as follows: 
Ri -= 20 MS2 , R1 = 10 KS2 , C1 = 0.15 pF, Rout = 1 IcS2 , Ao = 10000 
These correspond to a dc gain of 80 dB and a unity-gain bandwidth of about 
2 MHz. The models used for the switches were realistic Level 13 HSPICE ones. 
Figure 2.6 shows the simulated waveforms for a 10-kHz, 20-mV p-p sine-wave 
input signal, under the same conditions. The illustrated waveform includes the power-
up transient around t = 0. 11 
Vout waveform (opamp output) 
0.35 
025 
0 
0.15 
0.
 
0.05 
0,05 
02	  0.4  0.6  0.8  1  1.2  1.4  1,6  1.8  2 
time (second)  x 10 
FIGURE 2.6: Simulated waveforms for a sine-wave input signal 
2.2	  Integrator Realization Using a Floating Voltage Sup­
ply 
An alternative realization of the low-voltage switched-capacitor integrator cir­
cuits, which also avoids charge leakage, is shown in Figure 2.7. 
This circuit can be implemented using only NMOS switches, since when SA 
closes the output voltage rises to the reset voltage Vdd (rather than drop to 0 as in 
the previous realization), and hence the voltage at node B cannot fall below 0 V. Thus, 
the source-to-substrate junction of S B remains reverse-biased under all conditions. A 
more detailed circuit diagram, showing also the implementation of the floating Vdd 
source in the form of the switched capacitor C3, is illustrated in Figure 2.8. 
In this circuit the combination of m16, mil and C3 provide a floating voltage 
source in order to have an output voltage equal to Vdd. Notice that in practical single 
supply circuits, C3 should be charged to Vdd  Vo f f t, where Vofft is the difference 
voltage between Vout(max) and opamp virtual ground voltage. V 
12 
in o 
Vin, cm 
FIGURE 2.7: Low-voltage integrator using a floating bias supply 
In the circuit shown in Figure 2.8, the dc bias of the input signal is assumed 
to be Vdd/2, and hence a compensating branch, realized by the SC branch containing 
C4, is needed to prevent the output from ramping down due to the accumulation of 
this input bias. Figure 2.9 shows more details of operation of this DC shifting circuit. 
During the 44 phase, C4 is discharged while Cl is charged to Vdd due to its 
connection between opamp virtual ground and the previous SC output which should 
be Vdd during this phase. During 1,2 the amount of charge pulled from opamp virtual 
ground will be: 
Vdd Q = ql  q2 = (2  Vin)Ci  (2.2) 13 
Vdd 
Vdd 
c1)2-H 
C4 = CI 
cat 
m16 
="--­
mll 
2pF 
cD1 
Vdd 
2  C3 
I0.5pF  m12 
Vdd 
cD2 
cD1 
lm l 
432 
C2 
(Di 
Gs6 r  Cl  2pF 
(DI 
Vdd/2 
Vin 
Gs7 
cD2  1pF  432  m3 
Vout 
m14 
FIGURE 2.8: A possible implementation of the floating-supply integrator (z-1/2 
delay) 
Which imposes a DC shift equal to Vdd/2 appropriate for single supply usage. 
Without switch m3, Cl will loose charge through C3 during reset phase(1.2). That 
will cause a change in output voltage which is signal dependent, producing harmonic 
distortion. 
This integrator induces a half-clock cycle delay (z-1/2). By changing the clock 
scheme, a delay-free integrator can also be realized. 
Figure 2.10 shows the simulated time- and frequency-domain representations 
of the output voltage of the integrator stage of Figure 2.8 for a 5-kHz, 0.2-V p-p sine-
wave input voltage, under the following conditions. The capacitances were Cl = 1 pF 
and C2 = 2 pF, and  Vdd  was 1-V. The op-amp model was as shown in Figure 2.5, 
and the switch models used were HSPICE Level 13. 14 
01 clock ph.,	  02 clock pho., 
CI 
I o °pang yinual god  oparup Yinual god 
Q 
yl = (Vdd-Vin) x CI 
q2= Vdd x  = Vdd  Cl/2 
Q y  q2 g (VdcV2 V.) x Cl 
FIGURE 2.9: DC shifting circuit 
Ygregurn al output 
40  60  120  NO  160 
Frequency (kW) 
FIGURE 2.10: Simulated output in the time- and frequency-domain for the floating-
supply integrator 
2.3	  Integrator Realization Using Master/Slave Integra­
tors 
Yet another technique for avoiding charge leakage in the low-voltage integrator 
of Figure 1.3 is to use an extra op-amp stage (slave integrator) for storing the charge 
during the rest phase when the integrating capacitor is floating [7]. 15 
Figure 2.11a shows the schematic diagram of the circuit; Figure 2.11b illustrates 
the clock phases needed. 
k 
Clock Cycles 
I -N-
Cintegrator-
Vout-
Master 
Vout 
Cintegrator+ 
2 
Cslave-

Sn
 
Voutput-
Slave  Voutput+ 
Cslave+ 
2' 
(a)  (b) 
FIGURE 2.11: Master/slave integrator scheme 
When 02 and 12' rise, the signal charge stored in the master storage element 
Cintegrator is transferred into the slave storage capacitor Cslave; when clock phases 01 
and 01' rise, the charge is returned into Cintegrator The sensitive nodes A and B are 
kept at or near the analog ground, and charge leakage is thereby prevented. 16 
This stage can use single-channel (NMOS) switches everywhere, since all switches 
operate at analog ground potential. A drawback of the master-slave structure is the 
need for the second integrator stage. However, it is possible to operate the struc­
ture in a double-sampling mode, in which both integrators receive input charges in 
alternating clock periods. For such a "ping-pong" circuit, the sampling rate can be 
doubled without increasing the op-amp bandwidth. 
Output signal in two periods 
0.2 
0.18 
0.16 
0.14 
0.12 
0.1 
0
 
0.08 
0.06 
0.04 
0.02 
0 
25  35 4 45  55  6 
time sec)  x10-4 
FIGURE 2.12: Output voltage for a sine-wave input signal 
The performance of this integrator was simulated using HSPICE. A macro 
model similar to that of Figure 2.5 was used for the op-amp, corresponding to a dc 
gain of 80 dB and a unity-gain frequency of 100 MHz. All capacitors were chosen as 2 
pF. The switches were simulated by the Level 13 model in HSPICE. Their dimensions 
were L = 0.6 pm and W = 10 pm. The sampling frequency was 200 kHz. A 20-mV 17 
Frequency spectrum of the integrator output 
0 
20 
- 40 
80 
- 100 
1 - 1200  \ 
10  20 30 40 50 60 70 80 90 100 
frequency(KHz) 
FIGURE 2.13: Output spectrum 
p-p 5-kHz sine wave was used as input signal. Figure 2.12 shows the output voltage 
over two periods; Figure 2.13 illustrates its spectrum. The low harmonic distortion 
verifies the absence of charge leakage.  Figure 2.14 shows the output voltages for 
various constant input voltages, and the error as compared to the ideal response. 
Clearly, the performance is close to the ideal one. 18 
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FIGURE 2.14: Output waveforms and errors for various de input signals 19 
3.  LOW-VOLTAGE SC FILTER STAGES
 
Presently, the most popular approach for realizing different filter structures in 
switched capacitor designs are bilinear and biquad filters. A switched-capacitor filter 
works based on different capacitive signal flows. They have been widely discussed in 
many books. The main objective of this section is to exploit the methods discussed 
in previous sections to design very low-voltage SC bilinear and biquad filters. 
3.1  Low-Voltage Bilinear Filter Stages 
A general first-order switched-capacitor filter is shown in Figure 3.1. Here the 
switched-capacitors Cl and C6 behave as resistors, while the un-switched capacitors, 
C5 and C2 perform as capacitive elements. 
4'1 
Vin 
Vout 
FIGURE 3.1: A traditional bilinear switched-capacitor filter 20 
The transfer function of this filter is: 
C1,2C5 )z  c25 Vo(z) H (z) =  (3.1)
Vi(z)  (1 ±  1 
The low-voltage integrator circuit shown in Figure 2.8 can be readily modified 
and combined to obtain a switched-capacitor filter having the same low-frequency 
behavior. 
Cl  C6 
0 
Vin 
V out 
FIGURE 3.2: Bilinear SC filter section using the low-voltage integrator of Figure 2.1 
Figure 3.2 shows a bilinear switched-capacitor filter using the low-voltage scheme 
shown in Figure 2.1. Notice that all capacitors shown in Figure 3.1 are substituted 
with their counterparts in Figure 2.8. Here the capacitors Cl and C6 are discharged 
during 4)2 and charged during 11, performing as resistive elements of the bilinear 
filter. C5 and C2 are being charged during (I)1 and will not loose their charge during 
(13.2, realizing the capacitive elements. For simplicity the DC shifting circuit is not 
shown in the scheme, however we can use the same technique discussed earlier to 
compensate for DC-bias applied to the integrator input. 21 
It is also possible to realize a bilinear switched-capacitor circuit using the 
floating-supply low-voltage scheme (see Figure 2.8).  As an illustration Figure 3.3 
shows a bilinear section realizing the above transfer function. The floating supply 
part consists of m2, m16, ml 1 and C3, prividing a Vdd  Vsat bias voltage between 
opamp output and input, during reset phase (/.2). The combination of m9, m8 and 
C4 is used as a compensation circuit for DC-offset at input and output of the SC-
filter, when a single power supply is applied. Assuming input and output signals have 
Vdd/2 offset voltages, C4 will be determined as: 
Cl + C6
C4 =  (3.2)
2 
V dd 
V dd 
m16 
01--1  431-1-='"  m I 1 
C4  C3 
m12 
02  02 1_,  02 Vdd 
01 
lm I 
C2 
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Gs6  CI 02 
0  01 
Vdd/2  Gs7
 
01
  02 Vin  Vout 
m14 C5 
Nl
 
FIGURE 3.3: Bilinear SC filter section using the low-voltage integrator of Figure 2.8 22 
3.2  Biquad Low-Voltage SC Filters
 
Similar to the first-order case, biquad low-voltage SC filters can be realized 
using the low-voltage schemes described earlier. 
A direct-form continuous-time biquad filter structure should realize a transfer 
function 
k282 +  + ko H (s) = 
Vout(s)  (3.3) 
Vin(s)  S2 + (-V)s  cv?) 
A switched-capacitor biquad based on this continuous-time transfer function, 
is shown in Figure 3.4 [19]. 
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FIGURE 3.4: A low-Q switched-capacitor biquad filter (without switch sharing)
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Using the signal flow graph for this circuit, the transfer function, H(z) is: 
Vo(z)  (K2 + K3)z2  (K1K5  K2  2K3)z  k3 H(z) =	  (3.4)
(1 + K6)Z2  (K4K5  K6  2)z ± 1
 
which follows the biquad filter transfer functions.
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FIGURE 3.5: SC biquad using the low-voltage integrator of Figure 2.1 (differential) 
Matching the coefficients of this transfer function to a discrete form given by 
a2z2 +  + ao H z )	  (3.5 ( 
z2 +  +1)0	 
) 
yields to the following equations: 
K3 = ao	  (3.6) 24 
K2  a2  ao  (3.7) 
K1K5  ao + al  a2  (3.8) 
K6 = b2  1  (3.9) 
K4K5 = bi + b2 + 1  (3.10) 
Using a fully differential configuration of the scheme shown in Figure 2.1 and 
based on the mentioned biquad structure, we can realize the low-voltage switched-
capacitor biquad shown in Figure 3.5. 
Here the switched in series with Cl and C2 are P-channel transistors, while 
the other switches are N-channel type. 
The operation of this circuit was compared to an ideal biqc,ad filter through 
SWITCAP simulator. The transfer function was 
z2  1.3672z1 + 1
I1(z)  (3.11)
z2  1.69z-1 + .7566 
giving the values for the K's as: 
K1 = 1.1365  (3.12) 
K2  K6  0  (3.13) 
K3 = 1  (3.14) 
K4 = K5 = 0.5568  (3.15) 
Figure 3.6 shows both analyzed and simulated normalized results of this filter 
with a clock frequency of 200 kHz, and having ideal switches. The simulation proves 25 
frequency response of a second order SC biquad filter (simulation and analysis) 
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FIGURE 3.6: SC biquad filter simulation and analysis results 
the scheme's validity. Notice to the notch in the simulation result, placed at the same 
location as the ideal one but with a lower attenuation, which is due to the opamp 
finite-gain. In this example the opamp has a gain of 100 dB. 
It is also possible to use the low-voltage integrators in SC ladder filters [4]. Note 
that in this case the series-connected switches and capacitors should be interchanged 
for low-voltage implementation. 26 
4.  A LOW-VOLTAGE AE A/D CONVERTER 
Analog-to-digital converters provide the cornerstone for a variety of modern cir­
cuits. In recent years the art of ADC design has been drawn to the use of switched-
capacitor delta-sigma modulators. This technique is widely adopted in moderate-
speed and high-performance applications. A AE modulator contains opamps, switches 
and comparators. In a very low-voltage environment, the operation of these blocks 
becomes problematic. In 1998, Peluso et.  al. proposed the application of switched 
opamp(SO) in a 900-mV 3rd-order AE modulator design [1]. The pros and cons of 
this method were briefly discussed in the introduction. 
In the following sections we show the implementation of two different second-
order AE modulators, using the proposed low-voltage integrator schemes, clock-
shifting and floating supply methods (Section 2). 
4.1  Design Principles of AE Modulators 
A linearized model of a second-order ,AE modulator block diagram using half 
phase delay integrators (2.-1/2) is shown in Figure 4.1 [1]. 
It is worth mentioning that this DSM block is structurally a little different 
from the traditional AE ADCs [9]  .  The use of half phase-delay integrators instead 
of full-phase or delay-free ones, will save on number of components in the realized 
circuit. However by using delay components in the digital domain, a DSM block in 
the traditional structure is also realizable. 27 
Quant. noise 
OUT z -°2 z -"2
 
1 z 
1 z 
z-1/2  z -"2 
FIGURE 4.1: A second-order AE modulator block diagram(using half-clock delay 
elements) 
For this DSM, the transfer function from the signal input to the output is in 
the form of: 
OUT  z-1
HS(z)  (4.1) IN  1  (2  B)z--1 -4- (1  B + A)z--2 
and the transfer function from the quantization noise to the output is: 
OUT  (1  Z-1)2
HN (z)  (4.2)
Quant.Notse  1  (2  B)z-1 + (1  B + A)z-2 
By choosing 
A = 1  B = 2,  (4.3) 
a signal loop-gain of 1 will be determined, while the quantization noise will be shaped 
by a second-order filter characteristic defined as: 
HN(z) = (1  Z-1)2  (4.4) 28 
4.2  Signal Scaling 
Using ideal integrators, a MATLAB simulation of the AE modulator in Fig­
ure 4.1 shows a signal swing of 5V p-p, which is not applicable in low-voltage designs. 
A solution to this problem is the use of signal scaling in order to decrease the volt­
age swing at the quantizer and integrator output terminals. A scaled version of the 
architecture of Figure 4.1 is shown in Figure 4.2. 
Quant. noise 
OUT z-I/2
0.2  0.5 
1 z 
0.8 
FIGURE 4.2: Low-voltage AE A/D converter block diagram 
Since this circuit has to work with a single power supply voltage, a DC-offset 
voltage is defined for all input and output signals, for which the integrators should 
be compensated.  It is done by adding DC-bias circuits to the integrators inputs 
(Section 2). The modified AE ADC block has the same noise and signal transfer 
functions to the one shown in Figure 4.1. 
Using ideal elements, Figure 4.3a shows the signal waveforms at the first and 
second integrators outputs. Figure 4.3b shows the delta-sigma loop output spectrum. 
Here, MATLAB was used as simulator. 29 
first integrator output 
6  6.5  7  7.5  8.5 
time(msec) 
second integrator output 
6.5	  7.5  8.5 
time(msec) 
FIGURE 4.3: a: AE output spectrum  b: integrator output waveforms 
MATLAB simulation shows that using the above parameters yields integrator 
output swings to be in the range of low-voltage op-amp characteristics. Here, the 
power supply voltage is assumed to be 1 volt. In this scheme the comparator low and 
high levels are defined as zero and Vdd respectively. 30 
4.3	  Circuit Realization of a Low-Voltage AE A/D Con­
verter 
Using the low-voltage schemes presented in section 2, we can realize the DSM 
block described above. In this section, two such realizations will be presented. 
4.31	  Low-Voltage DSM using P-Channel Scheme 
Following the idea given in the DSM block diagram shown in Figure 4.2, and 
using the clock-shifted integrator described in Section 2.1, it is possible to design a 
low-voltage second-order AE modulator. A complete circuit realization of a differen­
tial AE A/D converter, is shown in Figure 4.5. The utilization of a fully-differential 
configuration provides superior noise immunity and adds 3 dB to the dynamic range. 
Notice to the DC level-shifting circuits which were added to the inputs of both inte­
grators in order to limit the output signal swings in the range of 0 to  Vdd, suitable for 
single-supply operation. The clock scheme shown in Figure 4.4 describes the timing 
of the operation. 
Compare instant 
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FIGURE 4.4: Clock phases used in AE ADC shown in Figure 4.5 31 
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FIGURE 4.5: 1-V power supply AE ADC (p-channel scheme) 
Each integrator produces a half clock phase delay.  The comparator incor­
porated with its input biasing circuit, including S15, S16, S17 and C23, generates 
another z-112 delay. A half clock cycle delay is also generated by the edge-triggered 
SR flip-flop Ul, which is clocked by 4)2. 
To verify the operation of the circuit, it was simulated using MATLAB under 
the following conditions: sampling frequency I's = 200 kHz and a sine-wave input 
signal with fi = 781.25 Hz. The opamp model was the same as illustrated in Figure 
2.5. The output spectrum is shown in Figure 4.6. 
It was also simulated using HSPICE. Simulating the first 200 pulses, the proper 
operation of the switches in a 1-V supply voltage was verified. 32 
output spectrum of kn.-voltage AL ADC 
I I 
FIGURE 4.6: AE output spectrum 
4.32  Low-Voltage DSM using N-Channel Scheme 
Figure 4.7 shows another possible implementation of second-order AE ADC. 
The integrators in this scheme follow the idea discussed in Section 2.2 (see Figure 2.8). 
One advantage of this circuit over the previous one is that because of the difference 
voltage between opamp input and output, the opamp's analog ground could be set to 
real ground instead of a non-zero V33, which is a great advantage in low-voltage design. 
For simplicity, a single-ended implementation is shown; however a pseudo differential 
one is also realizable. A DC-biasing circuit at the comparator input, consisting of S15, 
S16, S17 and C16, compensates the DC-offset of the second integrator's(OP2) output. 
The combination of this biasing circuit and the comparator, introduces another z-112 
delay. Yet another half clock cycle delay is needed to completely realize the block 33 
diagram of Figure 4.1. This is done by the edge-triggered SR flip-flop Ul, which is 
clocked by 01)2. 
U. 3pFi 
101 
0 
U 1 
FIGURE 4.7: A low-voltage second-order AE ADC (n-channel scheme) 
The clock scheme is the same as the one shown in Figure 4.4. The low-voltage 
opamp and comparator structures are described in Section 5. The design was for 
fabrication in a 0.28 pm and 2.5 V CMOS process. The clock frequency was set to 2 
MHz. The signal bandwidth was 300 Hz  4 kHz, which is the nominal bandwidth for 
voice signal applications. The oversampling ratio (OSR) was of the order of 200. Since 
the objective was to verify by simulation the performance of the low-voltage integrator 
scheme, we avoided utilizing any special technique for better SNR performance. As 
it was mentioned earlier, Vss was defined as 0 V, and we expect to have a reasonable 
effective voltage on CMOS switches. The threshold voltage for n-channel transistors 
is 0.55 V and for p-channel is about 0.9 V. Using a process with lower p-type threshold 34 
voltage, one can realize lower voltage circuits. For simplicity, the reference voltage 
(comparator output voltage level), was defined Vdd.  However this will increase the 
risk of noise coupling into the circuit from the power supply lines. The simulated 
output waveforms are shown in Figure 4.8. 
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FIGURE 4.8: Waveforms at the opamp and comparator output terminals 35 
5.  LOW-VOLTAGE OPAMP DESIGN
 
Obviously, in order to use the low-voltage switched-capacitor scheme in high-
frequency applications, the design of the opamp will be the key task.  Also, any 
nonidealities of the opamp as the core of the active integrator, can lead to a devia­
tion of the frequency response of the switched capacitor filters from the desired one 
(however there are techniques to reduce this problem [12]). 
In general, large bandwidth and dc gain, high-speed common-mode feedback, 
relatively large output voltage swing and a good phase margin are some of the key 
issues. Because of restricted low power supply voltage, many traditional designs are 
not applicable. 
The finite gain of the opamp makes the integrators leaky, and so it is an im­
portant issue in switched-capacitor designs. 
c1)2 
From previous
 
stage
  To next stage 
FIGURE 5.1: A low-voltage integrator block 36 
Figure 5.1 shows a SC integrator with its associated parasitic capacitors .  Its 
transfer function is: 
Vo(z)  1  C,  z-1 
(5.1)
V(z)  1 + 1/Ag (Cf )1  (1 + 1/Ag)z-
Cf 
(5.2) g = Cf ± Cs + Cp 
A = opamp DC gain 
Cp = opamp input parasitic capacitance 
CL, = opamp output parasitic capacitance 
The equation shows that higher loop gain Ag, reduces leakage. The integrator 
leakage degrades the low frequency noise suppression and lowers the overall SNR. 
As was mentioned earlier, this leakage is critical in case of SC biquad filter, but in 
delta-sigma design concept when the cascade architecture is used, the minimum gain 
required is much lower. For instance, in a second-order AE ADC a minimum gain of 
few hundred should be sufficient to achieve an overall SNDR of 95 dB [10]. 
The transient response and settling time of integrators are other important 
design parameters. They depend on the finite unity-gain frequency and phase char­
acteristics of the amplifier. In the integrated amplifiers proposed in Section 2, during 
the reset phase the amplifier is set into its unity feedback configuration in which its 
phase and frequency response correspond to the opamp phase margin and unity-gain 
bandwidth. Care must be taken to avoid an oscillatory step response, since this leads 
to a long settling time. 
These concepts are comprehensively discussed in many books and papers. The 
goal of this thesis is to investigate the application of new proposed schemes in low-
voltage applications. Hence a novel low-voltage amplifier [10] with a few modification 
will be employed. 37 
Current Source Type  Rout  Vcompliance 
Simple  ro  VDSsat 
Cascode  ro2gin  2VDssat + VT 
Regulated Cascode [16]  3  2 rogm  v 
217DSsat + VT 
Generalized Cascode [17] 
2  2 
rogrn  2VDssat 
Active Regulated Cascode [18]  Aro2gin2  2VDssat 
Fan You method [15]  2 2 
rogm  VDSsat 
TABLE 5.1: Comparison of typical current sources 
5.1  Low-Voltage Current Sources 
In a low-voltage environment, traditional current sources suffer from their re­
quired drain-source voltage which should be larger than the compliance voltage (the 
minimum voltage required for a current source to operate). Several techniques have 
been proposed to prevent the output transistor in the current mirror from going into 
its triode region while having a wide swing output voltage. 
Table 5.1 compares the output resistance (Rout) and minimum drain-source 
voltage of different current source topologies. As can be seen the method proposed 
by Fan You et.  al. in 1997 [15] has the lowest compliance voltage, while introducing 
a rather high output resistance. However this current source has a more complex 
structure than the others. 38 
5.2  Low-Voltage Opamp 
In switched-capacitor circuits, opamps are designed to drive only capacitive 
loads. This simplifies its structure, since there is no need to have an output voltage 
buffer.  These amplifiers are refered as transconductance opamps, or Operational 
Transconductance Amplifiers (OTAs). 
It is possible to incorporate wide-swing current mirrors into folded-cascode am­
plifiers. The complete circuit is shown in Figure 5.2. It is basically a differential-input 
single-ended output two-stage Miller-compensated opamp [10]. The input differential 
pair consists of M1 and M2, while a low-voltage current mirror(M3-M4-M5-M8) re­
alizes a differential- to single-ended transformation. The pair M5, M3 acts similarly 
to a diode-connected transistor at the input side of the mirror. The arrangement 
of n-type transistors M5 and M6 forms a folded current mirror , cascoded with the 
input p-type transistor pair, M1 and M2. The use of opposite type transistors allows 
the drain of M6 to be at the same bias voltage as drain of M2. This is important 
especially when the opamp is supposed to work at very low power-supply voltages. A 
folded-cascode amplifier is basically a single gain stage. In this amplifier, the inverter 
M12 and M11 forms the second gain stage. 
Excluding the output node, all nodes have relatively low impedance resulting 
in low voltage swing, which is appropriate for low power-supply voltages. 
All MOS devices operate in saturation, and their sizes are the following: 
Ml/M2  400/0.28 
M3/M4  100/1 
M5/M6  14/0.5 
M8/M10  100/16 
M9  300/1 39 
FIGURE 5.2: A low-voltage opamp 
M12  100/0.28 
M28  400/1.5 
This circuit was simulated using Cadence tools in 0.28 tim Lucent CMOS tech­
nology. The power-supply voltage was 1.2 V, and a 1.2 pF capacitor was used as the 
load. Figure 5.3 shows the frequency and phase response of the opamp. 
A DC gain of 80 dB with 90 degree of phase margin and 130 MHz unity-gain 
bandwidth guarantees its operation in an audio-frequency second-order AE ADC 
with about 4 kHz signal bandwidth and an OSR of 100. Obviously the output signal 
swing is limited between Vdd  VDSsat to VDssat The maximum input common mode 
voltage is Vdd  VDSsat  Vth­0 
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FIGURE 5.3: Opamp frequency response 
5.3  Low-Voltage Comparator 
In AE modulators the comparator is used as a 1-bit quantizer. Since it appears 
after the loop gain block and before the output terminal, nonidealities associated 
with it are shaped by the loop in the same way that the quantization noise which it 
produces is shaped. That means that its nonidealities are reduced, and practically 
of less importance [14]. On the other hand any hysteresis in the comparator will 41 
cause significant distortion in the AE output. In low-supply voltages, resetting the 
comparator by shorting the nodes of the regenerative loop cannot be done, since 
the reset switch can not be closed. A low-voltage comparator [1] which avoids this 
problem is shown in Figure 5.4. 
Vdd  Vdd 
M7 
Vdd  Vdd 
MIO 
I in+ 0  --IM5  M6_ F-o in-
out+  out-
J I  L
M11  reset  M3:  M4 M2 
F­
FIGURE 5.4: Low-voltage Comparator 
In this scheme, the reset is done by shorting the output nodes with M1 and M2. 
Suppose the in+ input has a higher voltage than the in- input. After resetting, M6 
will conduct first, and in a regenerative sequence the gate input of M3 will go high, 
pulling down the M4 gate. The inverter pairs, M10-M11 and M12-M13 are used in 
order to avoid that the comparator outputs be load dependent. Notice the common-
mode voltage requirement on the circuit. It is obvious that we need a voltage shifting 
block similar to the one described earlier, to bring the common mode voltage to Vs,. 
To test this circuit, a reset clock signal with a frequency of 2 MHz and an input 
signal with a 1 mV amplitude and 200 kHz frequency was applied. Figure 5.5 shows 
the input,clock and output signals. Two 1 pF load capacitors were placed at the 42 
comparator OUT+ and OUT- outputs.  It is obvious that the comparator outputs 
are high during reset. 
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6.  CONCLUSIONS AND FUTURE PLANS
 
6.1	  Realization of Switched-Capacitor Circuits in Low-
Voltage Supplies 
The utilization of submicron CMOS technologies forces the use of lower power 
supply voltages. In traditional switched capacitor circuits, problems arise when the 
supply voltage becomes less than the sum of the absolute values of the PMOS and 
NMOS threshold voltages, and hence they can't operate with supply voltages lower 
than 1.5 V. 
So far, two solutions; clock boosting and switched-opamp methods have been 
proposed.  In the clock boosting method, the gate-source voltage may exceed the 
permissible values, and the switched opamp suffers from a long settling time for the 
opamp, which causes a reduction in the circuit speed. 
In this thesis, new circuit realizations for low-voltage switched-capacitor inte­
grators were proposed. 
The low-voltage integrator scheme using a PMOS transistor as the critical 
switch and driving the gate with a shifted clock instead of a boosted one (see Figure 
2.1) has the advantage of circuit simplicity. In single-supply operation, the opamp 
needs about 150-200 mV as DC input common mode voltage to avoid saturation 
during the reset phase. This will increase the lower limit of power-supply voltage. 
On the other hand, the use of the low-voltage integrator scheme using NMOS 
transistor as the critical switch (see Figure 2.8) will ease the restriction on the input 
common-mode voltage. However, more switches are required in this scheme, and the 
circuit will be more complex. 
The master/slave method described in Section 2.3 is similar to the first method. 
However, there is no need to shift the clock signal level. The number of components in 44 
this scheme is doubled, but it is possible to operate the structure in a double-sampling 
mode. 
The choice of one of these structures over another depends on the application 
and the performance requirements for that application. In general, in these schemes 
the power supply voltage must exceed IV th 
I  I VDssatl. With a Vthp of the order of 
0.7 V, we expect to be able to construct a 1 V AE ADC or switched-capacitor filter. 
The advantage of these methods in comparison with the switched opamp approach 
is that in the reset mode the opamp operates with a feedback factor of one, avoid 
turning off and have a smaller output settling time. 
Also in comparison with the clock boosting methods, the new schemes do not 
violate the allowable gate oxide voltage limits, which is a great concern in low-voltage 
processes. 
Simulation results verified the theoretical concepts, and showed that the node 
voltages do not exceed junction-breakdown voltage. However, since by lowering the 
power-supply voltage the noise floor does not decrease, a reduced SNR value is ex­
pected in a real circuit implementation. 
6.2  Future Plans 
Based on the encouraging simulation results, we intend to lay out and fabricate 
in a 1.2 volt technology the two proposed second-order AE ADCs (Figures 4.5 and 
4.7). Some simple SC filters, such as a biquad and a third-order filter will also be 
realized in both cascade and ladder forms. 
In order to have better noise immunity, low-voltage common-mode rejection 
(CMRR) circuits are also needed if we need to implement these circuits in a fully-
differential form. 45 
It is reasonable to expect higher frequency and lower operating voltages for 
switched-capacitor circuits, using the novel integrator schemes once the CMOS tech­
nology offers lower threshold voltages. 46 
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